



Fig. 1 (Prior Art)



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 2 of 15

Fig. 2 (Prior Art)



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 3 of 15

Fig. 3 (Prior Art)






Fig. 4



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292 Filed September 12, 2003
Sheets 5 of 15

Fig. 5 (Prior Art)



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 6 of 15

Fig. 6 (Prior Art)




Fig. 7 (Prior Art)






Fig. 8




Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292 Filed September 12, 2003
Sheets 8 of 15

Fig. 9




Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 9 of 15

Fig. 10.



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 10 f 15

Fig. 11



Akio SUGIYAMA
"Data Read Circuit in a Semiconductor Device Featuring
Reduced Chip Area and Increased Data Transfer Rate"
Q77292—Filed September 12, 2003
Sheets 11 of 15

Fig. 12




Fig. 13





Fig. 14



Akio SUGIYAMA

"Data Read Circuit in a Semiconductor Device Featuring

Reduced Chip Area and Increased Data Transfer Rate"

Q77292—Filed September 12, 2003

Sheets 14 of 15

Fig. 15




Fig. 16

